24 Commits

Author	SHA1	Message	Date
Yi-Ting Shih	7c054743ce	Fix: custom signal handler not working	2025-05-06 12:49:44 +08:00
Yi-Ting Shih	d31f5e02fe	Feat: POSIX signal	2025-05-04 20:38:25 +08:00
Yi-Ting Shih	8d1045f20d	Feat: gura!!!	2025-05-03 22:29:36 +08:00
Yi-Ting Shih	e73f90395d	Draft: lab 5 failed	2025-05-03 20:45:34 +08:00
Yi-Ting Shih	981cae803b	Feat: kernel thread done	2025-04-27 11:04:28 +08:00
Yi-Ting Shih	02b2a87fed	Draft: lab 4 demo fix	2025-04-15 23:56:40 +08:00
Yi-Ting Shih	8ea82f927b	Chore: trim spaces	2025-04-15 19:51:00 +08:00
Yi-Ting Shih	75edf55dd3	Chore: log format	2025-04-15 17:49:58 +08:00
Yi-Ting Shih	3c03c9d383	Fix: uart_hex wrong offset	2025-04-15 17:44:28 +08:00
Yi-Ting Shih	c4a44542ef	Fix: interrupt preemption	2025-04-15 17:22:45 +08:00
Yi-Ting Shih	89ff8a018d	Fix: page state	2025-04-15 15:12:07 +08:00
Yi-Ting Shih	f25758031a	Fix: mman behavior	2025-04-15 14:20:52 +08:00
Yi-Ting Shih	93bbddf364	Fix: lab3 on-board problems	2025-04-08 07:01:56 +08:00
Yi-Ting Shih	2d572cea4d	Fix: lab3 bug	2025-04-08 07:01:56 +08:00
Yi-Ting Shih	fc91808c1b	Fix: enable interrupt later	2025-04-08 07:01:56 +08:00
Yi-Ting Shih	b7da380421	Feat: lab 3	2025-04-08 07:01:24 +08:00
Yi-Ting Shih	e2ebb6cc34	Feat: lab 3 w/o adv 2	2025-04-08 07:01:24 +08:00
Yi-Ting Shih	98327b148a	Draft: lab 3 irq wtf	2025-04-08 07:01:24 +08:00
Yi-Ting Shih	9d19b8b3b6	Draft: start lab 3	2025-04-08 06:59:50 +08:00
Yi-Ting Shih	45ebb20cf2	Feat: lab 4	2025-04-08 06:59:50 +08:00
Yi-Ting Shih	c0e474fa32	Fix: on board	2025-04-08 06:59:50 +08:00
Yi-Ting Shih	be5045fde1	hw2 done	2025-04-08 06:59:49 +08:00
Yi-Ting Shih	41d4a30610	Fix: mbox output	2025-04-08 06:59:49 +08:00
Yi-Ting Shih	e906741ee9	initial commit	2025-04-08 06:59:49 +08:00